3A Ultra-Small Controlled Load Switch with Auto-Discharge Path

The NCP436 and NCP437 are very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, due to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output rail for the NCP437 part only.

Proposed in a wide input voltage range from 1.0 V to 3.6 V, in a small 1 x 1.5 mm WLCSP6, pitch 0.5 mm.

Features

- 1.0 V 3.6 V Operating Range
- $20 \text{ m}\Omega \text{ P}$ MOSFET at 3.6 V
- DC Current Up to 3 A
- Output Auto-discharge
- Active High EN Pin
- WLCSP6 1 x 1.5 mm
- These are Pb–Free Devices

Typical Applications

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices



ON Semiconductor®

http://onsemi.com


MARKING DIAGRAM





- A = Assembly Location
- Y = Year
- W = Work Week
- = Pb-Free Package


PIN DIAGRAM



(Top View)

ORDERING INFORMATION


See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.





PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description
IN	A2, B2	POWER	Load–switch input voltage; connect a 1 μF or greater ceramic capacitor from IN to GND as close as possible to the IC.
GND	C1	POWER	Ground connection.
EN	C2	INPUT	Enable input, logic high turns on power switch.
OUT	A1, B1	OUTPUT	Load–switch output; connect a 1 μF ceramic capacitor from OUT to GND as close as possible to the IC is recommended.



BLOCK DIAGRAM

MAXIMUM RATINGS

Symbol	Rating	Value	Unit
V _{EN ,} V _{IN,} V _{OUT}	IN, OUT, EN, Pins: (Note 1)	-0.3 to + 4	V
V _{IN ,} V _{OUT}	From IN to OUT Pins: Input/Output (Note 1)	0 to + 4	V
ТJ	Maximum Junction Temperature	-40 to + 125	°C
ESD HBM	Human Body Model (HBM) ESD Rating are (Notes 2 and 3)	8000	V
ESD MM	Machine Model (MM) ESD Rating are (Notes 2 and 3)	250	V
ESD CDM	Charge Device Model (CDM) ESD Rating are (Notes 2 and 3)	2000	V
LU	Latch-up Protection (Note) – Pins IN, OUT, EN	100	mA
T _{STG}	Storage Temperature Range	-40 to + 150	°C
MSL	Moisture Sensitivity (Note 2)	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. According to JEDEC standard JESD22-A108.

- 2. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.
- This device series contains ESD protection and passes the following tests Human Body Model (HBM) ±8.0 kV per JEDEC standard: JESD22–A114 for all pins. Machine Model (MM) ±250 V per JEDEC standard: JESD22–A115 for all pins. Charge Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22–C101 for all pins.
- Latch-up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 Class II.

OPERATING CONDITIONS

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{IN}	Operational Power Supply			1.0		3.6	V
V _{EN}	Enable Voltage			0		3.6	
T _A	Ambient Temperature Range			-40	25	+85	°C
TJ	Junction Temperature Range			-40	25	+125	°C
C _{IN}	Decoupling input capacitor			1			μF
C _{OUT}	Decoupling output capacitor		1			μF	
$R_{\theta JA}$	Thermal Resistance Junction to Air	WLCSP package (Note 5)			100		°C/W
I _{OUT}	Maximum DC current					3	А
PD	Power Dissipation Rating (Note 6)	$T_A \le 25^{\circ}C$ WLCSP package			0.66		W
		$T_A = 85^{\circ}C$	WLCSP package		0.26		W

5. The $R_{\theta JA}$ is dependent of the PCB heat dissipation and thermal via.

6. The maximum power dissipation (PD) is given by the following formula:

$$\mathsf{P}_\mathsf{D} = \frac{\mathsf{T}_\mathsf{JMAX} - \mathsf{T}_\mathsf{A}}{\mathsf{R}_{\theta\mathsf{J}\mathsf{A}}}$$

ELECTRICAL CHARACTERISTICS Min and Max Limits apply for T_A between -40°C to +85°C for VIN between 1.0 V to 3.6 V (Unless otherwise noted). Typical values are referenced to $T_A = +25^{\circ}C$ and $V_{IN} = 3.3 \text{ V}$ (Unless otherwise noted).

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
POWER S	WITCH						
		V _{IN} = 3.6 V	I = 200 mA, 25°C		15	26	mΩ
			$I = 200 \text{ mA}, T_A = 85^{\circ}\text{C}$			28	
			$T_J = 125^{\circ}C$			29	
			I = 200 mA, 25°C		18	30	
		V _{IN} = 2.5 V	I = 200 mA, $T_A = 85^{\circ}C$			32	
			T _J = 125°C			35	
R _{DS(on)}	Static drain-source on-state resistance		I = 200 mA, 25°C		23	40	
()		V _{IN} = 1.8 V	I = 200 mA, Full Ta			42	
			T _J = 125°C			44	
		V _{IN} = 1.2 V	I = 200 mA, 25°C		45	80	
			I = 200 mA, Full Ta			84	
			T _J = 125°C			85	
		V _{IN} = 1.1 V	I = 200 mA, 25°C		62		
R _{dis}	Output discharge path	V _{IN} = 3.3 V	EN = low	50	65	90	Ω
V _{IH}	High-level input voltage			1.1			
VIL	Low-level input voltage					0.5	V
QUIESCEN	IT CURRENT						
I _{std}	Standby current	V _{IN} = 3.3 V	EN = low, No load		0.01	0.6	
lq	Quiescent current	V _{IN} = 3.3 V	EN = high, No load		0.2	0.6	μΑ

lq TIMINGS

T _{EN}	Enable time		$R_L = 25 \ \Omega, \ C_{OUT} = 1 \ \mu F$	20	39	55	
Τ _R	Output rise time		R_L = 25 Ω , C_{OUT} = 1 μ F	10	25	40	
T _{ON}	ON time (T _{EN +} T _R)	$V_{IN} = 3.6 V$	R_L = 25 Ω , C_{OUT} = 1 μ F	30	64	95	μS
T _{DIS}	Disable time	(Note 8)	R_L = 25 Ω , C_{OUT} = 1 μ F		20		
T _F	Output fall time		NCP437. R _L = 25 Ω, C _{OUT} = 1 μF	20	55	80	

7. Guaranteed by design and characterization

8. Parameters are guaranteed for CLOAD and RLOAD connected to the OUT pin with respect to the ground

TIMINGS




Figure 3. Enable, Rise and Fall Time

FUNCTIONAL DESCRIPTION

Overview

The NCP437 is a high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a wide range of battery from 1.0 V to 3.6 V.

Enable Input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of $V_{\rm IN}$ of 1.2 V and EN forced to high level.

Auto Discharge

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin. The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and $V_{IN} > 1.2$ V.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at 65 Ω .

CIN and COUT Capacitors

IN and OUT, 1 μ F, at least, capacitors must be placed as close as possible the part to for stability improvement.

APPLICATION INFORMATION

Power Dissipation

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$\begin{split} \mathsf{P}_{\mathsf{D}} &= \mathsf{R}_{\mathsf{DS}(\mathsf{on})} \times \left(\mathsf{I}_{\mathsf{OUT}}\right)^2 \\ \mathsf{P}_{\mathsf{D}} &= \mathsf{Power dissipation} \left(\mathsf{W}\right) \\ \mathsf{R}_{\mathsf{DS}(\mathsf{on})} &= \mathsf{Power MOSFET on resistance} \left(\Omega\right) \\ \mathsf{I}_{\mathsf{OUT}} &= \mathsf{Output current} \left(\mathsf{A}\right) \end{split}$$


$$\mathsf{T}_{\mathsf{J}} = \mathsf{R}_{\mathsf{D}} \times \mathsf{R}_{\theta \mathsf{J} \mathsf{A}} + \mathsf{T}_{\mathsf{A}}$$

T _J	= Junction temperature (°C)
$R_{\theta JA}$	= Package thermal resistance ($^{\circ}C/W$)
T _A	= Ambient temperature ($^{\circ}$ C)

PCB Recommendations

The NCP437 integrates an up to 3 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the R_{0JA} of the package can be decreased, allowing higher power dissipation.

Routing example: 2 oz, 4 layers with vias across two internal inners.





Example of application definition.

$$\mathsf{T}_{\mathsf{J}}-\mathsf{T}_{\mathsf{A}}=\mathsf{R}_{\theta\mathsf{J}\mathsf{A}}\times\mathsf{P}_{\mathsf{D}}=\mathsf{R}_{\theta\mathsf{J}\mathsf{A}}\times\mathsf{R}_{\mathsf{DS}(\mathsf{on})}\times\mathsf{I}^2$$

T_J: Junction Temperature.

T_A: Ambient Temperature.

 R_{θ} = Thermal resistance between IC and air, through PCB. $R_{DS(on)}$: Intrinsic resistance of the IC MOSFET. I: Load DC current.

Taking into account of R_{θ} obtain with:

• 1 oz, 2 layers: 100°C/W.

5 V, the junction temperature will be: $T_J = R_{\theta JA} \times P_D = 25 + (0.02 \times 3^2) \times 100 = 43^{\circ}C$

At 3 A, 25°C ambient temperature, RDS(on 20 mQ @ VIN

Taking into account of R_{θ} obtain with:

• 2 oz, 4 layers: 60°C/W.

At 3 A, 65°C ambient temperature, $R_{DS(on)}$ 24 m Ω @ V_{IN} 5 V, the junction temperature will be:


$$T_{J} = T_{A} + R_{\theta} \times P_{D} = 65 + (0.024 \times 3^{2}) \times 60 = 78^{\circ}C$$

ORDERING INFORMATION

Device	Marking	Option	Package	Shipping [†]
NCP437FCT2G	AR	Auto discharge	WLCSP 1 x 1.5 mm (Pb-Free)	3000 / Tape & Reel
NCP436FCT2G	AQ	Without Auto discharge	WLCSP 1 x 1.5 mm (Pb–Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





DOCUMENT NUMBER:	98AON79918E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: WLCSP6, 1.00X1.50 PAGE						
ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

© Semiconductor Components Industries, LLC, 2019

rights of others.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative