# **4 A Synchronous PWM Switching Converter**

The NCP3125 is a flexible synchronous PWM Switching Buck Regulator. The NCP3125 is capable of producing output voltages as low as 0.8 V. The NCP3125 also incorporates voltage mode control. To reduce the number of external components, a number of features are internally set including switching frequency. The NCP3125 is currently available in an SOIC-8 package.

## Features

- 4.5 V to 13.2 V Operating Input Voltage Range
- 60 m $\Omega$  High–Side, 36 m $\Omega$  Low–Side Switches
- Output Voltage Adjustable to 0.8 V
- 4 A Continuous Output Current
- Fixed 350 kHz PWM Operation
- 1.0% Initial Output Accuracy
- 75% Max Duty Ratio
- Over-Load Protection
- Programmable Current Limit
- This is a Pb–Free Device


## **Typical Application**


- Set Top Boxes
- DVD Drives and HDD
- LCD Monitors and TVs
- Cable Modems
- Telecom / Networking / Datacom Equipment



## **ON Semiconductor®**

http://onsemi.com






= Year/ = Work Week

w

- = Pb-Free Package

## **PIN CONNECTIONS**



## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 21 of this data sheet.




Figure 1. Typical Application Circuit





Figure 2. Efficiency (VIN = 12 V) vs. Load Current

## **CIRCUIT DESCRIPTION**



## Table 1. PIN DESCRIPTION

Pin	Pin Name	Description
1	PGND	The PGND pin is the high current ground pin for the low-side MOSFET and the drivers. The pin should be soldered to a large copper area to reduce thermal resistance.
2	FB	Inverting input to the Operational Transconductance Amplifier (OTA). The FB pin in conjunction with the external compensation, serves to stabilize and achieve the desired output voltage with voltage mode control.
3	COMP	COMP pin is used to compensate the OTA which stabilizes the operation of the converter stage. Place compensation components as close to the converter as possible.
4	AGND	The AGND pin serves as small-signal ground. All small-signal ground paths should connect to the AGND pin at a single point, avoiding any high current ground returns.
5	BST	Supply rail for the floating top gate driver. To form a boost circuit, use an external diode to bring the desired input voltage to this pin (cathode connected to BST pin). Connect a capacitor (CBST) between this pin and the VSW pin. Typical values for CBST range from 1 nF to 10 nF. Ensure that CBST is placed near the IC.
6	VIN	The VIN pin powers the internal control circuitry and is monitored by an undervoltage comparator. The VIN pin is also connected to the internal power NMOSFET switches. The VIN pin has high dl/dt edges and must be decoupled to PGND pin close to the pin of the device.
7	ISET	Current set pin and bottom gate MOSFET driver. Place a resistor to ground to set the current limit of the converter.
8	VSW	The VSW pin is the connection of the drain and source of the internal N–MOSFETs. The VSW pin swings from $V_{\rm IN}$ when the high side switch is on to small negative voltages when the low side switch is on with high dV/dt transitions.

### Table 2. MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Main Supply Voltage Input	V <sub>IN</sub>	-0.3	15	V
Bootstrap Supply Voltage vs GND	VBST	-0.3	15	V
Bootstrap Supply Voltage vs Ground (spikes $\leq$ 50 ns)	VBST spike	-5.0	35	V
Bootstrap Pin Voltage vs V <sub>SW</sub>	VBST-V <sub>SW</sub>	-0.3	15	V
High Side Switch Max DC Current	IV <sub>SW</sub>	0	4	А
V <sub>SW</sub> Pin Voltage	V <sub>SW</sub>	-0.3	30	V
Switching Node Voltage Excursion (200 µA)	V <sub>SWLIM</sub>	-2.0	35	V
Switch Pin voltage (spikes < 50 ns)	V <sub>SWtr</sub>	-5.0	40	V
FB Pin Voltage	VFB	-0.3	5.5 < V <sub>CC</sub>	V
COMP/DISABLE	VCOMP/DIS	-0.3	5.5 < V <sub>CC</sub>	V
Low Side Driver Pin Voltage	VISET	-0.3	15 < V <sub>CC</sub>	V
Low Side Driver Pin Voltage (spikes $\leq$ 200 ns)	VISET Spike	-2	15 < V <sub>CC</sub>	V
Rating	Symbol	Rat	ting	Unit
Thermal Resistance, Junction-to-Ambient (Note 2) (Note 3)	$R_{ hetaJA}$		10 83	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	170		°C/W
Storage Temperature Range	T <sub>stg</sub>	–55 to 150		°C
Junction Operating Temperature	TJ	-40 to 125		°C
Lead Temperature Soldering (10 sec): Reflow (SMD styles only) Pb-Free	RF	260	peak	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The maximum package power dissipation limit must not be exceeded.

2. The value of  $\theta$ JA is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 1 oz. copper, in a still air environment with T<sub>A</sub> = 25°C. The value in any given application depends on the user's specific board design.

The value of θJA is measured with the device mounted on minimum footprint, in a still air environment with T<sub>A</sub> = 25°C. The value in any given application depends on the user's specific board design.


4. 60-180 seconds minimum above 237°C.

Table 3. ELECTRICAL CHARACTERISTICS ( $-40^{\circ}C < T_J < 125^{\circ}C$ ;  $V_{IN} = 12$  V, BST–VSW = 12 V, BST = 12 V, V<sub>SW</sub> = 24 V, for min/max values unless otherwise noted.)


Characteristic	Conditions	Min	Тур	Мах	Unit
Input Voltage Range	V <sub>IN</sub> – GND	4.5		13.2	V
Boost Voltage Range	VBST – GND	4.5		26.5	V
SUPPLY CURRENT					
Quiescent Supply Current	VFB = 1.0 V, No Switching, $V_{IN}$ = 13.2 V	1.0	-	10.0	mA
Shutdown Supply Current	VFB = 1.0 V, COMP = 0 V, V <sub>IN</sub> = 13.2 V	-	4.0	-	mA
Boost Quiescent Current	VFB = 1.0 V, No Switching, V <sub>IN</sub> = 13.2 V	0.1	-	1.0	mA
UNDER VOLTAGE LOCKOUT					
V <sub>IN</sub> UVLO Threshold	V <sub>IN</sub> Rising Edge	3.8	-	4.3	V
V <sub>IN</sub> UVLO Hysteresis	-	-	430	-	mV
SWITCHING REGULATOR			-	-	
VFB Feedback Voltage, Control Loop in Regulation	$\begin{array}{l} T_J = 0 \text{ to } 25^\circ\text{C},  4.5 \text{ V} < V_{CC} < 13.2 \text{ V} \\ -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C},  4.5 \leq V_{CC} \leq 13.2 \text{ V} \end{array}$	792 784	800 800	808 816	mV
Oscillator Frequency	$\begin{array}{l} T_{J} = 0 \text{ to } 25^{\circ}\text{C},  4.5 \text{ V} < \text{V}_{CC} < 13.2 \text{ V} \\ -40^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C},  4.5 \leq \text{V}_{CC} \leq 13.2 \text{ V} \end{array}$	300 290	350 350	400 410	kHz
Ramp-Amplitude Voltage		0.8	1.1	1.4	V
Minimum Duty Ratio		-	5.5	-	%
Maximum Duty Ratio		70	75	80	%
PWM COMPENSATION			-	-	
Transconductance		3.0	-	5	mS
Open Loop DC Gain	C <sub>O</sub> = 1 nF	55	70	-	dB
Output Source Current Output Sink Current	V <sub>FB</sub> < 0.8 V V <sub>FB</sub> > 0.8 V	60 60	125 125	200 200	μΑ
Input Bias Current		-	0.160	1.0	μA
ENABLE					
Enable Threshold		0.3	0.4	0.5	V
SOFT-START					
Delay to Soft-Start		3	-	15	ms
SS Source Current	VFB < 0.8 V	-	10.5	-	μΑ
Switch Over Threshold	VFB = 0.8 V	-	100	-	% of Vref
OVER-CURRENT PROTECTION					
OCSET Current Source	Sourced from ISET pin, before SS	-	10	-	μΑ
OC Switch–Over Threshold		-	700	-	mV
Fixed OC Threshold		_	375		mV
PWM OUTPUT STAGE					
High-Side Switch On-Resistance	V <sub>IN</sub> = 12 V (Note 5) V <sub>IN</sub> = 5 V (Note 5)		60 80	75 100	mΩ
Low-Side Switch On-Resistance	V <sub>IN</sub> = 12 V (Note 5) V <sub>IN</sub> = 5 V (Note 5)		36 45	40 50	mΩ

5. Guaranteed by design.


## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**







## General

The NCP3125 is a PWM synchronous buck regulator intended to supply up to a 4 A load for DC–DC conversion from 5 V and 12 V buses. The NCP3125 is a regulator that has integrated high–side and low–side NMOSFETs switches. The output voltage of the converter can be precisely regulated down to 800 mV  $\pm$ 1.0% when the VFB pin is tied to V<sub>OUT</sub>. The switching frequency is internally set to 350 kHz. A high gain operational transconductance amplifier (OTA) is used for voltage mode control of the power stage.

## **Duty Ratio and Maximum Pulse Width Limits**

In steady state DC operation, the duty ratio will stabilize at an operating point defined by the ratio of the input to the output voltage. The device can achieve a 75% duty ratio. The NCP3125 has a preset off-time of approximately 150 ns, which ensures that the bootstrap supply is charged every switching cycle. The preset off time does not interfere with the conversion of 12 V to 0.8 V.

## Input Voltage Range (VIN and BST)

The input voltage range for both  $V_{IN}$  and BST is 4.5 V to 13.2 V with respect to GND and  $V_{SW}$ . Although BST is rated at 13.2 V with respect to  $V_{SW}$ , it can also tolerate 26.5 V with respect to GND.

### **External Enable/Disable**

Once the input voltage has exceeded the boost and UVLO threshold at 3 V and V<sub>IN</sub> threshold at 4 V, the COMP pin starts to rise. The V<sub>SW</sub> node is tri–stated until the COMP voltage exceeds 0.9 V. Once the 0.9 V threshold is exceeded, the part starts to switch and the part is considered enabled. When the COMP pin voltage is pulled below the 400 mV threshold, it disables the PWM logic, the top MOSFET is driven off, and the bottom MOSFET is driven on. In the disabled mode, the OTA output source current is reduced to 10  $\mu$ A.

When disabling the NCP3125 using the COMP / Disable pin, an open collector or open drain drive should be used as shown in Figure 15:





Figure 15. Recommended Disable Circuits

### **Power Sequencing**

Power sequencing can be achieved with NCP3125 using two general purpose bipolar junction transistors or MOSFETs. An example of the power sequencing circuit using the external components is shown in Figure 16.



#### Input Voltage Shutdown Behavior

Input voltage shutdown occurs when the IC stops switching because the input supply reaches UVLO threshold. Undervoltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when VCC is too low to support the internal rails and power the converter. The UVLO is set to permit operation when converting from an input voltage of 5 V. If the UVLO is tripped, switching stops, the internal SS is discharged, and all MOSFET gates are driven low. The  $V_{SW}$  node enters a high impedance state and the output capacitors discharge through the load with no ringing on the output voltage.




Figure 17. Enable/Disable Driver State Diagram

### External Soft-Start

The NCP3125 features an external soft-start function, which reduces inrush current and overshoot of the output voltage. Soft-start is achieved by using the internal current source of 10.5 µA (typ), which charges the external integrator capacitor of the OTA. Figure 18 is a typical soft-start sequence. The sequence begins once VIN and V<sub>BST</sub> surpass their UVLO thresholds and OCP programming is complete. The current sourced out of the COMP pin continually increases the voltage until regulation is reached. Once the voltage reaches 400 mV logic is enabled. When the voltage exceeds 900 mV, switching begins. Current is sourced out of the COMP pin, placing the regulator into open loop operation until 800 mV is sensed at the FB pin. Once 800 mV is sensed at the FB pin, open loop operation ends and closed loop operation begins. In closed loop operation, the OTA is capable of sourcing and sinking 120 µA.




Figure 18. Soft-Start Sequence

#### **Overcurrent Threshold Setting**

NCP3125 overcurrent threshold can be set from 50 mV to 550 mV, by adding a resistor (R<sub>SET</sub>) between ISET and GND. During a short period of time following VIN rising over UVLO threshold, an internal 10 µA current (IOCSET) is sourced from the ISET pin, creating a voltage drop across R<sub>SET</sub>. The voltage drop is compared against a stepped internal voltage ramp. Once the internal stepped voltage reaches the R<sub>SET</sub> voltage, the value is stored internally until power is cycled. The overall time length for the OC setting procedure is approximately 9 ms. Connecting an R<sub>SET</sub> resistor between ISET and GND, the programmed threshold will be:

$$I_{OCth} = \frac{I_{OCSET} * R_{SET}}{R_{DS(on)}} \rightarrow 4.2 \text{ A} = \frac{10 \ \mu\text{A} * 21 \ \text{k}\Omega}{50 \ \text{m}\Omega} \text{ (eq. 1)}$$

 $I_{OCSET}$  = Sourced current

I<sub>OCth</sub> = Current trip threshold

R<sub>DS(on)</sub> = On resistance of the low side MOSFET  $R_{SET}$  = Current set resistor

The R<sub>SFT</sub> values range from 5 k $\Omega$  to 55 k $\Omega$ . If R<sub>SFT</sub> is not connected, the device switches the OCP threshold to a fixed 375 mV value. An internal safety clamp on ISET is triggered as soon as ISET voltage reaches 700 mV, enabling the 375 mV fixed threshold and ending the OCP setting period. The current trip threshold tolerance is  $\pm 25$  mV. The accuracy is best at the highest set point (550 mV). The accuracy will decrease as the set point decreases. MOSFET tolerances with temperature and input voltage will vary the over current set threshold operating point. A graph of the typical current limit set thresholds at 4.5 V and 12 V is shown in Figure .




Figure 19. R<sub>SET</sub> Value for Output Current

### **Current Limit Protection**

In case of an overload, the low-side (LS) FET will conduct large currents. The regulator will latch off, protecting the load and MOSFETs from excessive heat and damage. Low-side  $R_{DS(on)}$  sense is implemented at the end of each LS-FET turn-on duration to sense the current. While the low side MOSFET is on, the V<sub>SW</sub> voltage is compared to the user set internally generated OCP trip voltage. If the V<sub>SW</sub> voltage is lower than OCP trip voltage, an overcurrent condition occurs and a counter counts consecutive current trips. If the counter reaches 7, the PWM logic and both HS-FET and LS-FET are turned off. The regulator has to go through a Power On Reset (POR) cycle to reset the OCP fault as shown in Figure 20.




Figure 20. Current Limit Trip

## **APPLICATION SECTION**

#### **Design Procedure**

When starting the design of a buck regulator, it is important to collect as much information as possible about the behavior of the input and output before starting the design.

ON Semiconductor has a Microsoft Excel® based design tool available online under the design tools section of the NCP3125 product page. The tool allows you to capture your design point and optimize the performance of your regulator based on your design criteria.

Design Para	Example Value	
Input voltage	(V <sub>IN</sub> )	10.8 V to 13.2 V
Output voltage	(V <sub>OUT</sub> )	3.3 V
Input ripple voltage	(V <sub>INRIPPLE</sub> )	300 mV
Output ripple voltage	(V <sub>OUTRIPPLE</sub> )	60 mV
Output current rating	(I <sub>OUT</sub> )	4 A
Operating frequency	(F <sub>SW</sub> )	350 kHz

The buck converter produces input voltage  $V_{IN}$  pulses that are LC filtered to produce a lower DC output voltage  $V_{OUT}$ . The output voltage can be changed by modifying the on time relative to the switching period T or switching frequency. The ratio of high side switch on time to the switching period is called duty ratio D. Duty ratio can also be calculated using  $V_{OUT}$ ,  $V_{IN}$ , the Low Side Switch Voltage Drop  $V_{LSD}$ , and the High Side Switch Voltage Drop  $V_{HSD}$ .

$$F_{SW} = \frac{1}{T}$$
 (eq. 2)

$$D = \frac{T_{ON}}{T} \text{ and } (1 - D) = \frac{T_{OFF}}{T}$$
 (eq. 3)

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}} + \mathsf{V}_{\mathsf{LSD}}}{\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{HSD}} + \mathsf{V}_{\mathsf{LSD}}} \approx \mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}}} \rightarrow 27.5\% = \frac{3.3 \text{ V}}{12 \text{ V}}$$
(eq. 4)

D	= Duty cycle
F <sub>SW</sub>	= Switching frequency
Т	= Switching period
T <sub>OFF</sub>	= High side switch off time
T <sub>ON</sub>	= High side switch on time
V <sub>HSD</sub>	= High side switch voltage drop
V <sub>IN</sub>	= Input voltage
V <sub>LSD</sub>	= Low side switch voltage drop
V <sub>OUT</sub>	= Output voltage

#### Inductor Selection

When selecting an inductor, the designer can employ a rule of thumb for the design where the percentage of ripple current in the inductor should be between 10% and 40%. When using ceramic output capacitors, the ripple current can be greater because the ESR of the output capacitor is smaller, thus a user might select a higher ripple current. However,

when using electrolytic capacitors, a lower ripple current will result in lower output ripple due to the higher ESR of electrolytic capacitors. The ratio of ripple current to maximum output current is given in Equation 5.

$$ra = \frac{\Delta I}{lout}$$
 (eq. 5)

= Ripple current  $\Delta I$ 

= Output current **IOUT** ra

= Ripple current ratio

Using the ripple current rule of thumb, the user can establish acceptable values of inductance for a design using Equation 6.

$$L_{OUT} = \frac{V_{OUT}}{I_{OUT} \cdot ra \cdot F_{SW}} \cdot (1 - D) \rightarrow$$

$$5.7 \,\mu\text{H} = \frac{3.3 \,\text{V}}{4 \,\text{A} \cdot 30\% \cdot 350 \,\text{kHz}} \cdot (1 - 27.5\%)$$

$$D_{\text{A}} = \frac{1}{2} \sum_{k=1}^{3} \frac{1}$$

D	= Duty ratio
F <sub>SW</sub>	= Switching frequency
I <sub>OUT</sub>	= Output current
LOUT	= Output inductance
ra	= Ripple current ratio




Figure 21. Inductance vs. Current Ripple Ratio

When selecting an inductor, the designer must not exceed the current rating of the part. To keep within the bounds of the part's maximum rating, a calculation of the RMS and peak inductor current is required.

$$I_{RMS} = I_{OUT} \cdot \sqrt{1 + \frac{ra^2}{12}} \rightarrow$$

$$4.01 \text{ A} = 4 \text{ A}^* \sqrt{1 + \frac{30\%^2}{12}}$$

$$I_{OUT} = \text{Output current}$$

$$I_{RMS} = \text{Inductor RMS current}$$

$$ra = \text{Ripple current ratio}$$
(eq. 7)

IRN

ra

$$I_{PK} = I_{OUT} \cdot \left(1 + \frac{ra}{2}\right) \rightarrow 4.6 \text{ A} = 4 \text{ A} \cdot \left(1 + \frac{30\%}{2}\right) \tag{eq. 8}$$

I <sub>OUT</sub>	= Output current
I <sub>PK</sub>	= Inductor peak current
ra	= Ripple current ratio

A standard inductor should be found so the inductor will be rounded to 5.6 µH. The inductor should also support an RMS current of 4.01 A and a peak current of 4.6 A.

The final selection of an output inductor has both mechanical and electrical considerations. From a mechanical perspective, smaller inductor values generally correspond to smaller physical size. Since the inductor is often one of the largest components in the regulation system, a minimum inductor value is particularly important in space constrained applications. From an electrical perspective, the maximum current slew rate through the output inductor for a buck regulator is given by Equation 9.

$$SlewRate_{LOUT} = \frac{V_{IN} - V_{OUT}}{L_{OUT}} \rightarrow 1.53 \frac{A}{\mu s} = \frac{12 V - 3.3 V}{5.6 \mu H}$$
(eq. 9)

= Output inductance LOUT VIN = Input voltage = Maximum output voltage VOUT

Equation 9 implies that larger inductor values limit the regulator's ability to slew current through the output inductor in response to output load transients. Consequently, output capacitors must supply the load current until the inductor current reaches the output load current level. Reduced inductance to increase slew rates results in larger values of output capacitance to maintain tight output voltage regulation. In contrast, smaller values of inductance increase the regulator's maximum achievable slew rate and decrease the necessary capacitance, at the expense of higher ripple current. The peak-to-peak ripple current for NCP3125 is given by the following equation:

$$Ipp = \frac{V_{OUT} \times (1 - D)}{L_{OUT} \cdot F_{SW}} \rightarrow (eq. 10)$$

$$1.2 \text{ A} = \frac{3.3 \text{ V} \times (1 - 27.5\%)}{5.6 \,\mu\text{H} \cdot 350 \,\text{kHz}}$$

D	= Duty ratio
F <sub>SW</sub>	= Switching frequency
Ірр	= Peak-to-peak current of the inductor
LOUT	= Output inductance
V <sub>OUT</sub>	= Output voltage

From Equation 10 it is clear that the ripple current increases as LOUT decreases, emphasizing the trade-off between dynamic response and ripple current.

The power dissipation of an inductor falls into two categories: copper and core losses. The copper losses can be further categorized into DC losses and AC losses. A good first order approximation of the inductor losses can be made using the DC resistance as shown below:

$$LP_{DC} = I_{RMS}^{2} \cdot DCR \rightarrow$$
(eq. 11)  
281 mW = 4.01<sup>2</sup> · 17.5 mΩ  

$$I_{RMS} = Inductor RMS current$$
DCR = Inductor DC resistance

 $LP_{CU DC}$  = Inductor DC power dissipation

The core losses and AC copper losses will depend on the geometry of the selected core, core material, and wire used. Most vendors will provide the appropriate information to make accurate calculations of the power dissipation at which point the total inductor losses can be captured by the equation below:

$$LP_{tot} = LP_{CU_DC} + LP_{CU_AC} + LP_{Core} \rightarrow$$

$$303 \text{ mW} = 281 \text{ mW} + 1 \text{ mW} + 21 \text{ mW}$$
(eq. 12)

 $\begin{array}{ll} LP_{CU\_DC} &= Inductor \ DC \ power \ dissipation \\ LP_{CU\_AC} &= Inductor \ AC \ power \ dissipation \\ LP_{Core} &= Inductor \ core \ power \ dissipation \end{array}$ 

#### **Output Capacitor Selection**

The important factors to consider when selecting an output capacitor are DC voltage rating, ripple current rating, output ripple voltage requirements, and transient response requirements.

The output capacitor must be rated to handle the ripple current at full load with proper derating. The RMS ratings given in datasheets are generally for lower switching frequency than used in switch mode power supplies, but a multiplier is usually given for higher frequency operation. The RMS current for the output capacitor can be calculated below:

$$Co_{RMS} = I_{OUT} \cdot \frac{ra}{\sqrt{12}} \rightarrow 0.346 \text{ A} = 4 \text{ A} \frac{30\%}{\sqrt{12}}$$
 (eq. 13)

Co<sub>RMS</sub>= Output capacitor RMS currentIOUT= Output currentra= Ripple current ratio

The maximum allowable output voltage ripple is a combination of the ripple current selected, the output capacitance selected, the Equivalent Series Inductance (ESL), and Equivalent Series Resistance (ESR).

The main component of the ripple voltage is usually due to the ESR of the output capacitor and the capacitance selected, which can be calculated as shown in Equation 14:

$$V_{\text{ESR}\_C} = I_{\text{OUT}} * \text{ra} * \left( \text{Co}_{\text{ESR}} + \frac{1}{8 * \text{F}_{\text{SW}} * \text{C}_{\text{OUT}}} \right) \xrightarrow[\text{(eq. 14)}]{}$$
  
60.91 mV = 4 \* 30% \*  $\left( 50 \text{ m}\Omega + \frac{1}{8 * 350 \text{ kHz} * 470 \mu\text{F}} \right)$   
Co<sub>ESR</sub> = Output capacitor ESR  
CoUT = Output capacitance  
F<sub>SW</sub> = Switching frequency  
I<sub>OUT</sub> = Output current  
ra = Ripple current ratio

The ESL of capacitors depends on the technology chosen, but tends to range from 1 nH to 20 nH, where ceramic capacitors have the lowest inductance and electrolytic capacitors have the highest. The calculated contributing voltage ripple from ESL is shown for the switch on and switch off below:

$$V_{\text{ESLON}} = \frac{\text{ESL* Ipp * F}_{\text{SW}}}{D} \rightarrow 15.27 \text{ mV} = \frac{10 \text{ nH} * 1.2 \text{ A} * 350 \text{ kHz}}{27.5\%} \qquad (\text{eq. 15})$$

$$V_{\text{ESLOFF}} = \frac{\text{ESL* lpp* F}_{\text{SW}}}{(1 - D)} \rightarrow 5.79 \text{ mV} = \frac{10 \text{ nH} * 1.2 \text{ A} * 350 \text{ kHz}}{(1 - 27.5\%)}$$
 (eq. 16)

D	= Duty ratio
ESL	= Capacitor inductance
F <sub>SW</sub>	= Switching frequency
Ipp	= Peak-to-peak current

The output capacitor is a basic component for the fast response of the power supply. For the first few microseconds of a load transient, the output capacitor supplies current to the load. Once the regulator recognizes a load transient, it adjusts the duty ratio, but the current slope is limited by the inductor value.

During a load step transient, the output voltage initially drops due to the current variation inside the capacitor and the ESR (neglecting the effect of the ESL).

$$\Delta V_{OUT-ESR} = I_{TRAN} \times Co_{ESR} \rightarrow 115 \text{ mV} = 2.3 \times 50 \text{ m}\Omega \tag{eq. 17}$$

$$\Delta V_{OUT\_ESR}$$
 = Voltage deviation of V<sub>OUT</sub> due to the effects of ESR

A minimum capacitor value is required to sustain the current during the load transient without discharging it. The voltage drop due to output capacitor discharge is given by the following equation:

$$\Delta V_{OUT-DIS} = \frac{(I_{TRAN})^2 \times L_{OUT}}{2 \times D_{MAX} C_{OUT} \times (V_{IN} - V_{OUT})} \rightarrow$$

$$4.9 \text{ mV} = \frac{(2.3 \text{ A})^2 \times 5.6 \text{ }\mu\text{H}}{2 \times 75\% \times 470 \text{ }\mu\text{F} \times (12 \text{ V} - 3.3 \text{ V})}$$

C <sub>OUT</sub>	= Output capacitance
D <sub>MAX</sub>	= Maximum duty ratio
I <sub>TRAN</sub>	= Output transient current
LOUT	= Output inductor value
V <sub>IN</sub>	= Input voltage
V <sub>OUT</sub>	= Output voltage
$\Delta V_{OUT DIS}$	= Voltage deviation of $V_{OUT}$ due to the effects
of capacitor of	lischarge

In a typical converter design, the ESR of the output capacitor bank dominates the transient response. Please note that  $\Delta V_{OUT-DIS}$  and  $\Delta V_{OUT-ESR}$  are out of phase with each other, and the larger of these two voltages will determine the maximum deviation of the output voltage (neglecting the effect of the ESL).

#### **Input Capacitor Selection**

The input capacitor has to sustain the ripple current produced during the on time of the upper MOSFET, so it must have a low ESR to minimize the losses. The RMS value of the input ripple current is:

$$lin_{RMS} = I_{OUT} \sqrt{D \times (1 - D)} \rightarrow$$

$$1.79 A = 4 A * \sqrt{27.5 * (1 - 27.5)}$$

$$D = Duty ratio$$
(eq. 19)

IIN<sub>RMS</sub>= Input capacitance RMS currentIOUT= Load current

The equation reaches its maximum value with D = 0.5. Loss in the input capacitors can be calculated with the following equation:

$$P_{CIN} = CIN_{ESR} * (IiN_{RMS})^2 \rightarrow$$
 (eq. 20)  
32 mW = 10 mΩ \* (1.79 A)<sup>2</sup>

CIN<sub>ESR</sub> = Input capacitance Equivalent Series Resistance

IIN<sub>RMS</sub> = Input capacitance RMS current P<sub>CIN</sub> = Power loss in the input capacitor

Due to large di/dt through the input capacitors, electrolytic or ceramics should be used. If a tantalum must be used, it must be surge protected, otherwise, capacitor failure could occur.

#### **Power MOSFET Dissipation**

MOSFET power dissipation, package size, and the thermal environment drive power supply design. Once the dissipation is known, the thermal impedance can be calculated to prevent the specified maximum junction temperatures from being exceeded at the highest ambient temperature.

Power dissipation has two primary contributors: conduction losses and switching losses. The high-side MOSFET will display both switching and conduction losses. The switching losses of the low side MOSFET will not be calculated as it switches into nearly zero voltage and the losses are insignificant. However, the body diode in the low-side MOSFET will suffer diode losses during the non-overlap time of the gate drivers. Starting with the high-side MOSFET, the power dissipation can be approximated from:

$$P_{D_{HS}} = P_{COND} + P_{SW_{TOT}}$$
(eq. 21)

P<sub>COND</sub> = Conduction power losses

 $P_{SW TOT}$  = Total switching losses

 $P_{D HS}$  = Power losses in the high side MOSFET

The first term in Equation 21 is the conduction loss of the high-side MOSFET while it is on.

$$\mathsf{P}_{\mathsf{COND}} = \left(\mathsf{I}_{\mathsf{RMS}\_\mathsf{HS}}\right)^2 \cdot \mathsf{R}_{\mathsf{DS}(\mathsf{on})\_\mathsf{HS}} \tag{eq. 22}$$

 $\begin{array}{ll} I_{RMS\_HS} & = RMS \mbox{ current in the high-side MOSFET} \\ R_{DS(on)\_HS} & = On \mbox{ resistance of the high-side MOSFET} \\ P_{cond} & = Conduction \mbox{ power losses} \end{array}$ 

Using the ra term from Equation 5, I<sub>RMS</sub> becomes:

$$I_{\text{RMS}_{HS}} = I_{\text{OUT}} \cdot \sqrt{D \cdot \left(1 + \frac{ra^2}{12}\right)}$$
 (eq. 23)

I <sub>RMS HS</sub>	= High side MOSFET RMS current
I <sub>OUT</sub>	= Output current
D	= Duty ratio
ra	= Ripple current ratio
The second	term from Equation 21 is the total switch

The second term from Equation 21 is the total switching loss and can be approximated from the following equations.

$$\mathsf{P}_{\mathsf{SW}\_\mathsf{TOT}} = \mathsf{P}_{\mathsf{SW}} + \mathsf{P}_{\mathsf{DS}} + \mathsf{P}_{\mathsf{RR}} \qquad (\mathsf{eq. 24})$$

P <sub>DS</sub>	= High side MOSFET drain source losses
P <sub>RR</sub>	= High side MOSFET reverse recovery losses
P <sub>SW</sub>	= High side MOSFET switching losses
P <sub>SW TOT</sub>	= High side MOSFET total switching losses

The first term for total switching losses from Equation 24 are the losses associated with turning the high–side MOSFET on and off and the corresponding overlap in drain voltage and current.

$$\begin{split} \mathsf{P}_{\mathsf{SW}} &= \mathsf{P}_{\mathsf{TON}} + \mathsf{P}_{\mathsf{TOFF}} \\ &= \frac{1}{2} \cdot \left( \mathsf{I}_{\mathsf{OUT}} \cdot \mathsf{V}_{\mathsf{IN}} \cdot \mathsf{F}_{\mathsf{SW}} \right) \cdot \left( \mathsf{t}_{\mathsf{RISE}} + \mathsf{t}_{\mathsf{FALL}} \right) \quad \text{(eq. 25)} \\ \mathsf{F}_{\mathsf{SW}} &= \mathsf{Switching frequency} \\ \mathsf{I}_{\mathsf{OUT}} &= \mathsf{Load current} \end{split}$$

 $\begin{array}{ll} t_{FALL} & = MOSFET \ fall \ time \\ t_{RISE} & = MOSFET \ rise \ time \\ V_{IN} & = Input \ voltage \\ P_{SW} & = High \ side \ MOSFET \ switching \ losses \\ P_{TON} & = Turn \ on \ power \ losses \\ P_{TOFF} & = Turn \ off \ power \ losses \end{array}$ 

Fsw

P<sub>RR</sub>

When calculating the rise time and fall time of the high side MOSFET it is important to know the charge characteristic shown in Figure 22.




Figure 22. MOSFET Switching Characteristics

$$t_{\text{RISE}} = \frac{\textbf{Q}_{\text{GD}}}{\textbf{I}_{\text{G1}}} = \frac{\textbf{Q}_{\text{GD}}}{\left(\textbf{V}_{\text{BST}} - \textbf{V}_{\text{TH}}\right) / \left(\textbf{R}_{\text{HSPU}} + \textbf{R}_{\text{G}}\right)} \quad \text{(eq. 26)}$$

I <sub>G1</sub>	=	Output current from the high-side gate
		drive
Q <sub>GD</sub>	=	MOSFET gate to drain gate charge
R <sub>HSPU</sub>	=	Drive pull up resistance
R <sub>G</sub>	=	MOSFET gate resistance
t <sub>RISE</sub>	=	MOSFET rise time
V <sub>BST</sub>	=	Boost voltage
V <sub>TH</sub>	=	MOSFET gate threshold voltage
+ -	Q <sub>GD</sub>	Q <sub>GD</sub> (or 07)
t <sub>FALL</sub> =	I <sub>G2</sub>	$= \frac{1}{\left(V_{BST} - V_{TH}\right) / \left(R_{HSPD} + R_{G}\right)}  (eq. 27)$

Next, the MOSFET output capacitance losses are caused by both the high-side and low-side MOSFETs, but are dissipated only in the high-side MOSFET.

$$\mathsf{P}_{\mathsf{DS}} = \frac{1}{2} \cdot \mathsf{C}_{\mathsf{OSS}} \cdot \mathsf{V}_{\mathsf{IN}}^2 \cdot \mathsf{F}_{\mathsf{SW}} \qquad (\mathsf{eq.}\ \mathsf{28})$$

COSS = MOSFET output capacitance at 0V = Switching frequency FSW = MOSFET drain to source charge losses  $P_{DS}$  $V_{IN}$ = Input voltage

Finally, the loss due to the reverse recovery time of the body diode in the low-side MOSFET is shown as follows:

$$\mathsf{P}_{\mathsf{R}\mathsf{R}} = \mathsf{Q}_{\mathsf{R}\mathsf{R}} \cdot \mathsf{V}_{\mathsf{I}\mathsf{N}} \cdot \mathsf{F}_{\mathsf{S}\mathsf{W}} \qquad (\mathsf{eq.}\ \mathsf{29})$$

= Switching frequency

- = High side MOSFET reverse recovery losses
- = Reverse recovery charge
- Q<sub>RR</sub> VIN = Input voltage

The low-side MOSFET turns on into small negative voltages so switching losses are negligible. The low-side MOSFET's power dissipation only consists of conduction loss due to R<sub>DS(on)</sub> and body diode loss during the non-overlap periods.

$$\mathsf{P}_{\mathsf{D}\_\mathsf{LS}} = \mathsf{P}_{\mathsf{COND}} + \mathsf{P}_{\mathsf{BODY}} \qquad (\mathsf{eq. 30})$$

= Low side MOSFET body diode losses PBODY P<sub>COND</sub> = Low side MOSFET conduction losses

PDIS = Low side MOSFET losses

Conduction loss in the low-side MOSFET is described as follows:

$$\mathsf{P}_{\mathsf{COND}} = \left(\mathsf{I}_{\mathsf{RMS}\_\mathsf{LS}}\right)^2 \cdot \mathsf{R}_{\mathsf{DS(on)}\_\mathsf{LS}} \tag{eq. 31}$$

I<sub>RMS LS</sub> = RMS current in the low side

= Low-side MOSFET on resistance R<sub>DS(on)</sub> LS

= High side MOSFET conduction losses P<sub>COND</sub>

$$I_{\text{RMS}\_\text{LS}} = I_{\text{OUT}} \cdot \sqrt{(1 - D) \cdot \left(1 + \left(\frac{ra^2}{12}\right)\right)}$$
 (eq. 32)

= Load current **I**<sub>OUT</sub>

= RMS current in the low side I<sub>RMS LS</sub>

= Ripple current ratio ra

The body diode losses can be approximated as:

P <sub>BODY</sub> = '	$V_{\text{FD}} \cdot I_{\text{OUT}} \cdot F_{\text{SW}} \cdot (\text{NOL}_{\text{LH}} + \text{NOL}_{\text{HL}}) \text{ (eq. 33)}$
F <sub>SW</sub>	= Switching frequency
I <sub>OUT</sub>	= Load current
NOL <sub>HL</sub>	= Dead time between the high-side
	MOSFET turning off and the low-side
	MOSFET turning on, typically 50 ns
NOLLH	= Dead time between the low-side
	MOSFET turning off and the high-side
	MOSFET turning on, typically 50 ns
PBODY	= Low-side MOSFET body diode losses
V <sub>FD</sub>	= Body diode forward voltage drop

#### **Control Dissipation**

The control portion of the IC power dissipation is determined by the formula below:

$$P_{C} = I_{CC} \times V_{IN}$$
 (eq. 34)

= Control circuitry current draw  $I_{CC}$ 

= Control power dissipation P<sub>C</sub>

= Input voltage VIN

Once the IC power dissipations are determined, the designer can calculate the required thermal impedance to maintain a specified junction temperature at the worst case

Fsw

FESR

ambient temperature. The formula for calculating the junction temperature with the package in free air is:

$$T_{J} = T_{A} + P_{D} \cdot R_{\theta JA} \qquad (eq. 35)$$

PD	<ul> <li>Power dissipation of the IC</li> </ul>
$R_{\theta JA}$	= Thermal resistance junction to ambient of
	the regulator package
T <sub>A</sub>	= Ambient temperature
TJ	= Junction temperature
A a with	any namer design proper laboratory testing

As with any power design, proper laboratory testing should be performed to ensure the design will dissipate the required power under worst case operating conditions. Variables considered during testing should include maximum ambient temperature, minimum airflow, maximum input voltage, maximum loading, and component variations (i.e., worst case MOSFET R<sub>DS(on)</sub>).

#### **Compensation Network**

To create a stable power supply, the compensation network around the transconductance amplifier must be used in conjunction with the PWM generator and the power stage. Since the power stage design criteria is set by the application, the compensation network must correct the over all system response to ensure stability. The output inductor and capacitor of the power stage form a double pole at the frequency as shown in Equation 36:

$$F_{LC} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}} \rightarrow$$
(eq. 36)
$$3.102 \text{ kHz} = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}}$$

$$2\pi \times \sqrt{5.6} \ \mu\text{H} \times 470 \ \mu\text{F}$$
  
C<sub>OUT</sub> = Output capacitor  
F<sub>LC</sub> = Double pole inductor and capacitor

frequency L<sub>OUT</sub> = Output inductor value

The ESR of the output capacitor creates a "zero" at the frequency as shown in Equation 37:

$$F_{ESR} = \frac{1}{2\pi \times CO_{ESR} \times C_{OUT}} \rightarrow$$
6.772 kHz =  $\frac{1}{2\pi \times 0.050 \text{ m}\Omega \times 470 \mu\text{F}}$  (eq. 37)

 $CO_{ESR}$  = Output capacitor ESR  $C_{OUT}$  = Output capacitor  $F_{LC}$  = Output capacitor ESR frequency

The two equations above define the bode plot that the power stage has created or open loop response of the system. The next step is to close the loop by considering the feedback values. The closed loop crossover frequency should be greater than the  $F_{LC}$  and less than 1/5 of the switching frequency, which would place the maximum crossover frequency at 70 kHz. Further, the calculated  $F_{ESR}$  frequency should meet the following:

$$F_{ESR} < \frac{F_{SW}}{5}$$
 (eq. 38)

= Switching frequency

= Output capacitor ESR zero frequency

If the criteria is not met, the compensation network may not provide stability and the output power stage must be modified.

Figure 23 shows a pseudo Type III transconductance error amplifier.




Figure 23. Pseudo Type III Transconductance Error Amplifier

The compensation network consists of the internal OTA and the impedance networks  $Z_{IN}$  ( $R_1$ ,  $R_2$ ,  $R_F$ , and  $C_F$ ) and external  $Z_{FB}$  ( $R_C$ ,  $C_C$ , and  $C_P$ ). The compensation network has to provide a closed loop transfer function with the highest 0 dB crossing frequency to have fast response and the highest gain in DC conditions to minimize the load regulation issues. A stable control loop has a gain crossing with -20 dB/decade slope and a phase margin greater than 45°. Include worst-case component variations when determining phase margin. To start the design, a resistor value should be chosen for  $R_2$  from which all other components can be chosen. A good starting value is 10 k $\Omega$ .

The NCP3125 allows the output of the DC–DC regulator to be adjusted down to 0.8 V via an external resistor divider network. The regulator will maintain 0.8 V at the feedback pin. Thus, if a resistor divider circuit was placed across the feedback pin to  $V_{OUT}$ , the regulator will regulate the output voltage proportional to the resistor divider network in order to maintain 0.8 V at the FB pin.




Figure 24. Feedback Resistor Divider

The relationship between the resistor divider network above and the output voltage is shown in Equation 39:

$$R_{2} = R_{1} \cdot \left(\frac{V_{\text{REF}}}{V_{\text{OUT}} - V_{\text{REF}}}\right) \quad (eq. 39)$$
  
= Top resistor divider

R <sub>1</sub>	= Top resistor divider
$R_2$	= Bottom resistor divider
V <sub>OUT</sub>	= Output voltage
V <sub>REF</sub>	= Regulator reference voltage

The most frequently used output voltages and their associated standard  $R_1$  and  $R_2$  values are listed in Table 5.

Table 5. OUTPUT VOLTAGE SETTINGS

V <sub>0</sub> (V)	R <sub>1</sub> (kΩ)	R <sub>2</sub> (kΩ)
0.8	1.0	Open
1.2	4.99	10
1.5	10	11.5
1.8	12.7	10.2
2.5	21.5	10
3.3	31.6	10
5.0	52.3	10

The compensation components for the Pseudo Type III Transconductance Error Amplifier can be calculated using the method described below. The method serves to provide a good starting place for compensation of a power supply. The values can be adjusted in real time using the compensation tool comp calc, available for download at ON Semiconductor's website.

The value of the feed through resistor should always be at least 2X the value of  $R_2$  to minimize error from feed through noise. Using the 2X assumption,  $R_F$  will be set to 20 k $\Omega$  and the feed through capacitor can be calculated as shown below:

$$\begin{split} C_{F} &= \frac{\left(R_{1} + R_{2}\right)}{2\pi \times \left(R_{1} + R_{F} + R_{2} \times R_{F} + R_{2} \times R_{1}\right) \times f_{cross}} \end{split} \tag{eq. 40} \\ 0.96 \text{ nF} &= \frac{\left(31.6 \text{ k}\Omega + 10 \text{ k}\Omega\right)}{2\pi \times \left(31.6 \text{ k}\Omega \times 20 \text{ k}\Omega + 10 \text{ k}\Omega \times 20 \text{ k}\Omega + 10 \text{ k}\Omega \times 31.6 \text{ k}\Omega\right) \times 30 \text{ kHz}} \end{split}$$

 $\begin{array}{ll} R_1 & = \text{Top resistor divider} \\ R_2 & = \text{Bottom resistor divider} \\ R_F & = \text{Feed through resistor} \end{array}$ 

The cross over of the overall feedback occurs at  $F_{PO}$ :

$$\mathsf{F}_{\mathsf{PO}} = \frac{\left(\mathsf{R}_{1} + \mathsf{R}_{\mathsf{F}}\right)}{\left(2\pi\right)^{2} \times \left(\mathsf{C}_{\mathsf{F}}\right)^{2} \left[\left(\mathsf{R}_{1} + \mathsf{R}_{\mathsf{F}}\right) \times \mathsf{R}_{2} + \mathsf{R}_{1} \times \mathsf{R}_{\mathsf{F}}\right] \times \left(\mathsf{R}_{\mathsf{F}} + \mathsf{R}_{1}\right)} \times \frac{\mathsf{V}_{\mathsf{ramp}}}{\mathsf{FLC} \times \mathsf{V}_{\mathsf{IN}}} \rightarrow (\mathsf{eq. 41})$$

$$1.152 \text{ kHz} = \frac{(31.6 \text{ k}\Omega + 20 \text{ k}\Omega)}{(2\pi)^2 \times (0.96)^2 [(31.6 \text{ k}\Omega + 20 \text{ k}\Omega) \times 10 \text{ k}\Omega + 31.6 \text{ k}\Omega \times 20 \text{ k}\Omega] \times (20 \text{ k}\Omega + 31.6 \text{ k}\Omega)} \times \frac{1.1 \text{ V}}{3.102 \text{ kHz} \times 12 \text{ V}}$$

42)

C <sub>F</sub>	= Feed through capacitor
F <sub>LC</sub>	= Frequency of the output inductor and capacitor
F <sub>PO</sub>	= Pole frequency
R <sub>1</sub>	= Top of resistor divider
R <sub>2</sub>	= Bottom of resistor divider
R <sub>F</sub>	= Feed through resistor
V <sub>IN</sub>	= Input voltage
V <sub>ramp</sub>	= Peak-to-peak voltage of the ramp

The cross over combined compensation network can be used to calculate the transconductance output compensation network as follows:

$$\begin{split} C_{C} &= \frac{1}{F_{PO}} \times \frac{R_{2}}{R_{2} \times R_{1}} \times gm \rightarrow \\ 84 \text{ nF} &= \frac{1}{1.152 \text{ kHz}} \times \frac{10 \text{ k}\Omega}{10 \text{ k}\Omega + 31.6 \text{ k}\Omega} \times 4 \text{ ms} \end{split} \tag{eq.} \\ C_{C} &= \text{Compensation capacitor} \\ F_{PO} &= \text{Pole frequency} \\ gm &= \text{Transconductance of amplifier} \\ R_{1} &= \text{Top of resistor divider} \\ R_{2} &= \text{Bottom of resistor divider} \end{split}$$

$$\begin{split} C_{P} &= C_{OUT} \times \frac{CO_{ESR}}{R_{C} \times 2 \times \pi} \rightarrow \\ & 2.76 \text{ nF} = 470 \, \mu\text{F} \times \frac{0.05 \text{ m}\Omega}{1.355 \text{ k}\Omega \times 2^{*}\pi} \\ CO_{ESR} &= \text{Output capacitor ESR} \\ C_{OUT} &= \text{Output capacitor} \\ C_{P} &= \text{Compensation pole capacitor} \\ R_{C} &= \text{Compensation resistor} \end{split}$$

Assuming an output capacitance of  $470 \ \mu\text{F}$  in parallel with 22  $\mu\text{F}$  with a crossover frequency of 35 kHz, the compensation values for common output voltages can be calculated as shown in Table 6:

V <sub>in</sub> (V)	V <sub>out</sub> (V)	L <sub>out</sub> (μF)	RF (kΩ)	Cf (nF)	Cc (nF)	Rc (kΩ)	Cp (nF)
12	0.8	2.2	Х	Х	150	0.243	5.6
12	1.2	2.7	20	1	100	0.412	2.7
12	1.5	2.7	20	1	100	0.487	2.7
12	1.8	3.9	20	1	120	0.806	1.8
12	2.5	4.7	20	1	82	1.07	1.5
12	3.3	5.6	20	1	68	1.4	1.2
12	5.0	6.8	20	1	47	1.96	0.82
5	0.8	1.8	20	1	68	0.453	1
5	1.2	2.7	20	1	56	0.953	1
5	1.5	2.7	20	1	39	1.15	0.82
5	1.8	3.3	20	1	33	1.5	0.68
5	2.5	3.3	20	1	27	1.82	0.56

### Table 6. COMPENSATION VALUES

#### **Calculating Soft-Start Time**

To calculate the soft-start delay and soft-start time, the following equations can be used.

$$t_{SSdelay} = \frac{\left(C_{P} + C_{C}\right) \times 0.9 \text{ V}}{I_{SS}} \rightarrow$$

$$7.45 \text{ ms} = \frac{\left(2.83 \text{ nF} + 80 \text{ nF}\right) \times 0.9 \text{ V}}{10 \text{ uA}}$$
(eq. 45)

 $\begin{array}{ll} C_{P} & = Compensation \ pole \ capacitor \\ C_{C} & = Compensation \ capacitor \\ I_{SS} & = Soft-start \ current \end{array}$ 

The time the output voltage takes to increase from 0 V to a regulated output voltage is  $t_{ss}$  as shown in Equation 46:

$$t_{SS} = \frac{\left(C_{P} + C_{C}\right) \times D \times V_{ramp}}{I_{SS}}$$

$$2.51 \text{ ms} = \frac{\left(2.83 \text{ nF} + 80 \text{ nF}\right) \times 27.5\% \times 1.1 \text{ V}}{10 \,\mu\text{A}}$$

CP	= Compensation pole capacitor
CC	= Compensation capacitor
D	= Duty ratio
I <sub>SS</sub>	= Soft-start current
t <sub>SS</sub>	= Soft-start interval
V <sub>ramp</sub>	= Peak-to-peak voltage of the ramp




Figure 25. Soft-Start Ramp

The delay from the charging of the compensation network to the bottom of the ramp is considered  $t_{ssdelay}$ . The total delay time is the addition of the current set delay and  $t_{ssdelay}$ , which in this case is 9 ms and 7.45 ms respectively, for a total of 16.45 ms.

#### **Calculating Input Inrush Current**

The input inrush current has two distinct stages: input charging and output charging. The input charging of a buck stage is usually not controlled, and is limited only by the input RC network, and the output impedance of the upstream power stage. If the upstream power stage is a perfect voltage source, then the input charge inrush current can be depicted as shown in Figure 26 and calculated as:




Figure 26. Input Charge Inrush Current

$$I_{ICinrush\_PK} 1 = \frac{V_{IN}}{CIN_{ESR}}$$

$$120 \text{ A} = \frac{12}{0.1}$$
(eq. 47)

$$I_{\text{ICinrush}\_RMS} 1 = \frac{V_{\text{IN}}}{\text{CIN}_{\text{ESR}}} \times \left(1 - \frac{1}{e^{\left[\frac{t}{\text{DELAY}\_\text{TOTAL}}{\text{CIN}_{\text{ESR}} \times \text{CIN}}\right]}}\right)$$

$$\times 0.316 \times \frac{5 \times \text{CIN}_{\text{ESR}} \times \text{C}_{\text{IN}}}{t_{\text{DELAY}\_\text{TOTAL}}} \quad (\text{eq. 48})$$

$$380 \text{ mA} = \frac{12 \text{ V}}{0.1 \Omega} \times \left(1 - \frac{1}{e^{\left[\frac{16.45 \text{ ms}}{0.1\Omega \times 330 \, \mu\text{F}}\right]}}\right)$$

$$\times 0.316 \times \frac{5 \times 0.1 \Omega \times 330 \, \mu\text{F}}{16.45 \, \text{ms}}$$

$$C_{\text{IN}} = \text{Output capacitor}$$

$$C_{\text{IN}} = \text{Output capacitor ESR}$$

$$t_{\text{DELAY}\_\text{TOTAL}} = \text{Total delay interval}}$$

$$V_{\text{IN}} = \text{Input voltage}$$

Once the  $t_{DELAY\_TOTAL}$  has expired, the buck converter starts to switch and a second inrush current can be calculated:

$$I_{\text{OCinrush}_\text{RMS}} = \frac{\left(C_{\text{OUT}} + C_{\text{LOAD}}\right) \times V_{\text{OUT}}}{t_{\text{SS}}} \frac{D}{\sqrt{3}} + I_{\text{CL}} \times D$$
(eq. 49)

C <sub>OUT</sub>	= Total converter output capacitance
CLOAD	= Total load capacitance
D	= Duty ratio of the load
I <sub>CL</sub>	= Applied load at the output
IOCinrush_RMS	= RMS inrush current during start-up
t <sub>SS</sub> –	= Soft-start interval
V <sub>OUT</sub>	= Output voltage

From the above equation, it is clear that the inrush current is dependant on the type of load that is connected to the output. Two types of load are considered in Figure 27: a resistive load and a stepped current load.




Figure 27. Load Connected to the Output Stage

If the load is resistive in nature, the output current will increase with soft-start linearly which can be quantified in Equation 50.

$$I_{CLR\_}RMS = \frac{1}{\sqrt{3}} \times \frac{V_{OUT}}{R_{OUT}} \qquad I_{CR\_PK} = \frac{V_{OUT}}{R_{OUT}}$$
(eq. 50)
$$191 \text{ mA} = \frac{1}{\sqrt{3}} \times \frac{3.3 \text{ V}}{10 \Omega} \qquad 330 \text{ mA} = \frac{3.3 \text{ V}}{10 \Omega}$$

$$R_{OUT} = \text{Output resistance}$$

$$V_{OUT} = \text{Output voltage}$$

 $V_{OUT}$  = Output voltage  $I_{CLR_RMS}$  = RMS resistor current  $I_{CR_PK}$  = Peak resistor current




Figure 28. Resistive Load Current

Alternatively, if the output has an under voltage lockout, turns on at a defined voltage level, and draws a consistent current, then the RMS connected load current is:




Figure 29. Voltage Enable Load Current

If the inrush current is higher than the steady state input current during max load, then an input fuse should be rated accordingly using  $I^2t$  methodology.

### Layout Considerations

As in any high frequency switching regulator, layout is very important. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. The interconnecting impedances should be minimized by using wide short printed circuit traces. The critical components should be located as close together as possible using ground plane construction or single point grounding. For optimal performance, the NCP3125 should have a layout similar to the one shown in Figure 30. An important note is that the input voltage to the NCP3125 should have local decoupling to PGND. The recommended decoupling for input voltage is a 1  $\mu$ F general purpose ceramic capacitor and a 0.01  $\mu$ F COG ceramic capacitor placed in parallel.






Figure 30. Recommended Layout

The typical applications are shown in Figures 31 and 32 for output electrolytic and ceramic bulk capacitors, respectively.





Figure 31. Standard Application 12 V to 1.8 V 4 A



## Figure 32. Ceramic Capacitor Application 12 V to 1.8 V 4 A

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>	
NCP3125ADR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others				

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or criccuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the			

SOURCE 1/DRAIN 2

7.

8. GATE 1

COLLECTOR, #2

COLLECTOR, #1

COLLECTOR, #1

6.

7.

8

rights of others

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative