

www.ti.com SLLS925-JUNE 2009

## 5-V Dual Differential PECL Buffer-to-TTL Translator

#### **FEATURES**

- Dual 5-V Differential PECL-to-TTL Buffer
- 24-mA TTL Ouputs
- Operating Range
  - PECL V<sub>CC</sub> = 4.75 V to 5.25 V with GND = 0 V
- Support for Clock Frequencies of 250 MHz (TYP)
- 3.5-ns Typical Propagation Delay
- Output Default Low with Inputs Left Open or <1.3 V</li>
- Internal Input 50-kΩ Pull-Down Resistor
- Built-In Temperature Compensation
- Drop-In Compatible to the MC100ELT23

#### **APPLICATIONS**


- Data and Clock Transmission Over Backplane
- Signaling Level Conversion for Clock or Data

### **DESCRIPTION**

The SN65ELT23 is a low power dual PECL-to-TTL translator device. The device includes circuitry to maintain a known logic low level when inputs are in an open condition. The SN65ELT23 is housed in an industry standard SOIC-8 package and is also available in an optional TSSOP-8 package.

## **PIN ASSIGNMENT**

#### D or DGK PACKAGE (TOP VIEW)



**Table 1. Pin Descriptions** 

PIN	FUNCTION
$D_0, \overline{D}_0, D_1, \overline{D}_1$	PECL inputs
Q <sub>0</sub> , Q <sub>1</sub>	TTL outputs
V <sub>CC</sub>	Positive supply
GND	Ground

## ORDERING INFORMATION (1)(2)

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH
SN65ELT23D	ELT23	SOIC	NiPdAu
SN65ELT23DGK	SIKI	MSOP	NiPdAu

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(2)</sup> Leaded device options are not initially available; contact a sales representative for further details.

SLLS925-JUNE 2009 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ABSOLUTE MAXIMUM RATINGS**(1)

PARAMETER	CONDITIONS	VALUE	UNIT
Absolute supply voltage, V <sub>CC</sub>		6	V
Absolute input voltage, V <sub>I</sub>	GND = 0 and V <sub>I</sub> ≤ V <sub>CC</sub>	0 to 6	V
Output current	Continuous	50	mA
Operating temperature range		-40 to 85	°C
Storage temperature range		-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATINGS**

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING T <sub>A</sub> < 25°C (mW)	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT NO AIRFLOW	DERATING FACTOR T <sub>A</sub> > 25°C (mW/°C)	POWER RATING T <sub>A</sub> = 85°C (mW)
SOIC	Low-K	719	139	7	288
	High-K	840	119	8	336
MSOP	Low-K	469	213	5	188
	High-K	527	189	5	211

## THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARA	MIN	TYP	MAX	UNIT	
$\theta_{\sf JB}$	Junction-to-board thermal resistance	SOIC		79		°C/W
		MSOP		120		
$\theta_{\sf JC}$	Junction-to-case thermal resistance	SOIC		98		°C/W
		MSOP		74		

## **KEY ATTRIBUTES**

CHARACTERISTICS	PARAMETER	VALUE
Moisture sensitivity level		Level 1
Flammability rating (oxygen index: 28 to 34)		UL 94 V-0 at 0.125 in
Internal pull down resistor		50 ΚΩ
Electrostatic discharge	Human body model	2 KV
	Charged-device model	1.5 KV
	Machine model	200 V
Meets or exceeds JEDEC Spec EIA/JESD78 latchup tes	st	

Submit Documentation Feedback

www.ti.com SLLS925-JUNE 2009

#### PECL INPUT DC CHARACTERISTICS

At  $V_{CC} = 5.0 \text{ V}$ , GND = 0.0 V (unless otherwise noted)<sup>(1)(2)</sup>

	PARAMETER	TEST	T <sub>A</sub> = -40°C			T <sub>A</sub> = 25°C			T <sub>A</sub> = 85°C			UNIT
FARAIVIETER		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input voltage, single-ended	See (3)	3835		4120	3835		4120	3835		4120	mV
V <sub>IL</sub>	Low-level input voltage, single-ended		3190	2280	3525	3190	2280	3525	3190	2280	3525	mV
V <sub>IHCMR</sub>	High-level input voltage common-mode range, differential	See (4)	2.2		5.0	2.2		5.0	2.2		5.0	V
I <sub>IH</sub>	High-level input current				255			175			175	μΑ
I <sub>IL</sub>	Low-level input current		0.5			0.5			0.5			μΑ

- (1) The device meets the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
- 2) Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>CC</sub> can vary ±0.25 V.
- (3) TTL output  $R_L = 500 \Omega$  to GND
- (4) V<sub>IHCMR(min)</sub> varies 1:1 with GND, V<sub>IHCMR(max)</sub> varies 1:1 with V<sub>CC</sub>.

## TTL OUTPUT DC CHARACTERISTICS

At  $V_{CC} = 4.75$  V to 5.25 V,  $T_A = -40$ °C to 85°C (unles otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CCH</sub>	Power supply current			20	25	mA
I <sub>CCL</sub>	Power supply current			21	27	mA
Ios	Output short circuit current		-150		-50	mA
$V_{OH}$	High-level output voltage (2)	$I_{OH} = -3.0 \text{ mA}$	2.4		$V_{\rm CC} - 0.7V$	V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 24 mA			0.5	V

<sup>(1)</sup> The device meets the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

(2) Max level is assured by design

#### **AC CHARACTERISTICS**

At  $V_{CC} = 5.0 \text{ V}$ , GND = 0.0 V (unless otherwise noted)<sup>(1)(2)(3)</sup>

	PARAMETER		T <sub>A</sub>	= -40	Č	T	λ = 25°	С	T,	λ = 85°	С	UNIT
PARAMETER		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
f <sub>MAX</sub>	Max switching frequency	at Vol < 0.5V and Voh > 2.4V (see Figure 5)		250			250			250		MHz
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay times to output	At 1.5 V	2.0	3.5	5.0	2.0	3.7	5.0	2.0	3.9	5.0	ns
t <sub>JITTER</sub>	Random clock jitter (RMS)			4.1	10		3.7	10		3.7	10	ps
$V_{PP}$	Input voltage swing (4)		200		1000	200		1000	200		1000	mV
t <sub>r</sub> /t <sub>f</sub>	Output rise times (10%-90%)		1.0	1.7	3.0	1.0	1.8	3.0	1.0	1.9	3.0	ns
	Output fall times (10%–90%)		0.5	1.0	1.6	0.5	1.1	1.6	0.5	1.3	1.6	

<sup>(1)</sup> The device meets the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

(3) TTL output  $R_L = 500 \Omega$  to GND and  $C_L = 20 \text{ pF}$  to GND, see Figure 1.

Copyright © 2009, Texas Instruments Incorporated

<sup>(2)</sup> V<sub>CC</sub> can vary ±0.25 V.

<sup>(4)</sup> V<sub>PP(min)</sub> is the minimum input swing for which AC parameters are assured.

SLLS925-JUNE 2009 www.ti.com

# TEXAS INSTRUMENTS

## **Typical Output Loading Used for Device Evaluation**




Figure 1. TTL Output Loading Used for Device Evaluation



Figure 2. Output Rise and Fall Times




Figure 3. Output Propagation Delay




Figure 4. Input Voltage Swing

www.ti.com SLLS925-JUNE 2009




Figure 5.





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65ELT23D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT23	Samples
SN65ELT23DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIKI	Samples
SN65ELT23DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIKI	Samples
SN65ELT23DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT23	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2020

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65ELT23DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65ELT23DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 6-Nov-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65ELT23DGKR	VSSOP	DGK	8	2500	853.0	449.0	35.0
SN65ELT23DR	SOIC	D	8	2500	853.0	449.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated