#### SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ABT16601 . . . WD PACKAGE SN74ABT16601 . . . DGG OR DL PACKAGE (TOP VIEW)

OEAB

LEAB

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

56 CLKENAB

55 CLKAB

•	Members of the Texas Instruments
	<i>Widebus</i> ™ Family

- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- UBT<sup>™</sup> (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16601 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16601 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright  $\ensuremath{\textcircled{}}$  1997, Texas Instruments Incorporated

A1 [	3	54	] B1
GND [	4	53	] GND
A2 [	5	52	] B2
A3 [	6	51	] вз
V <sub>CC</sub> [	7	50	] v <sub>cc</sub>
A4 [	8	49	] B4
A5	9	48	B5
A6	10	47	B6
GND [	11	46	] GND
A7 [	12	45	] в7
A8 [	13	44	] B8
A9 [	14	43	] B9
A10 [	15	42	] B10
A11 [	16	41	] B11
A12 [	17	40	] B12
GND [	18	39	] GND
A13 [	19	38	] B13
A14 [		37	] B14
A15 [	21	36	] B15
V <sub>CC</sub> [	22	35	] v <sub>cc</sub>
A16 [	23	34	] B16
A17 [	24	33	] B17
GND [	25	32	] GND
A18 [	26	31	B18
OEBA [	27	30	CLKBA
LEBA [	28	29	CLKENBA
	C		•

# SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS210C – JUNE 1992 – REVISED JANUARY 1997

FUNCTION TABLET


	I	NPUTS			OUTPUT						
CLKENAB	OEAB LEAB		CLKAB	Α	В						
Х	Н	Х	Х	Х	Z						
Х	L	Н	Х	L	L						
Х	L	Н	Х	Н	н						
Н	L	L	Х	Х	в <sub>0</sub> ‡ в <sub>0</sub> ‡						
Н	L	L	Х	Х	в <sub>0</sub> ‡						
L	L	L	$\uparrow$	L	L						
L	L	L	$\uparrow$	Н	н						
L	L	L	L	Х	в <sub>0</sub> ‡						
L	L	L	н	Х	в <sub>0</sub> ‡ в <sub>0</sub> §						

<sup>†</sup>A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low





logic diagram (positive logic)

To 17 Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABT16601 SN74ABT16601	–0.5 V to 7 V . –0.5 V to 5.5 V 96 mA
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0) Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	–18 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package    DL package      DL package    DL package      Storage temperature range, T <sub>stg</sub> DL package	81°C/W 74°C/W

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



#### SN54ABT16601, SN74ABT16601 **18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS210C - JUNE 1992 - REVISED JANUARY 1997

#### recommended operating conditions (see Note 3)

			SN54AB1	16601	SN74ABT16601		UNIT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO	Т	A = 25°C	;	SN54AB	Г16601	SN74AB	Г16601			
P/	ARAMETER	TEST CO	NUTIONS	MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
		V <sub>CC</sub> = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
VOH		V <sub>CC</sub> = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v	
V <sub>hys</sub>	-				100						mV	
ı.	Control inputs	V <sub>CC</sub> = 5.5 V,	VI = VCC or GND			±1		±1		±1	uA	
Ι	A or B ports	VCC = 3.3 V,				±20**		±100		±20		
loff		$V_{CC} = 0,$	$V_I$ or $V_O \leq 4.5~V$			±100				±100	μA	
ICEX		$V_{CC} = 5.5 V,$ $V_{O} = 5.5 V$	Outputs high			50		50		50	μΑ	
10‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
IOZH <sup>§</sup>	Ì	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μA	
IOZL§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10		-10		-10	μA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1.9	3		2		3		
ICC	A or B ports	$I_{O} = 0,$	Outputs low		28	36		35		36	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		1.6	3		2		3		
AL. 9	T	V <sub>CC</sub> = 5.5 V, One i	nput at 3.4 V,			50				50	μΑ	
∆ICC¶	I	Other inputs at VC	C or GND					1.5			mA	
Ci	Control inputs	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$			3						pF	
Cio	A or B ports	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$	/		9						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

\*\* This limit applies only to the SN74ABT16601.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\$  The parameters I\_OZH and I\_OZL include the input leakage current.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



### SN54ABT16601, SN74ABT16601 **18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54AB	Г16601	SN74AB1	16601	UNIT	
				MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			0	150	0	150	MHz	
+	Pulse duration	LEAB or LEBA high		2.5		2.5		20	
t <sub>w</sub>	Fuise duration	CLKAB or CLKBA high or low	3		3		ns		
		A before CLKAB↑ or B before CLKBA↑	4.6		4				
	Setup time	A before LEAB↓ or B before LEBA↓	CLK high	2.5		2.5		ns	
t <sub>su</sub>	Setup time		CLK low	1.3		1		115	
		CLKEN before CLK <sup>↑</sup>	CLKEN before CLK <sup>↑</sup>					7 I	
		A after CLKAB↑ or B after CLKBA↑	A after CLKAB↑ or B after CLKBA↑						
t <sub>h</sub>	Hold time	A after LEAB $\downarrow$ or B after LEBA $\downarrow$	2.8		2		ns		
		CLKEN after CLK1		0		0			

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN5	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( T	CC = 5 V A = 25°C	',	MIN	МАХ	UNIT
			MIN	TYP	MAX	1		
fmax			150	200		150		MHz
<sup>t</sup> PLH	A or B	B or A	1.5	2.5	4.1	1	4.6	ns
<sup>t</sup> PHL	AUB	BUIA	1.5	3.4	4.7	1	5.1	115
<sup>t</sup> PLH	LEAB or LEBA	B or A	2	3.4	4.7	1	5.6	ns
<sup>t</sup> PHL		BOIA		3.7	5	1	5.5	115
<sup>t</sup> PLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1	5.2	ns
<sup>t</sup> PHL	CERAD OF CERDA	BUIA	1.5	3.2	4.4	1	5	115
<sup>t</sup> PZH		B or A	2	4	5	1	5.7	-
tPZL	OEAB or OEBA	BUIA	2	4.2	5.6	1	6	ns
<sup>t</sup> PHZ		B or A	2	4.5	5.8	1	6.8	-
tPLZ	OEAB or OEBA	BUTA	1.5	3.4	5.3	1	6.3	ns



# SN54ABT16601, SN74ABT16601 **18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS210C – JUNE 1992 – REVISED JANUARY 1997


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	CC = 5 \ A = 25°C	l, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX	]		
fmax			150	200		150		MHz
<sup>t</sup> PLH	A or B	B or A	1.5	2.5	3.6	1.5	4	ns
<sup>t</sup> PHL	AUB	BOIA	1.5	3.4	4.7	1.5	4.9	115
<sup>t</sup> PLH	LEAB or LEBA	B or A	2	3.4	4.7	2	5	ns
<sup>t</sup> PHL		BUIA	2	3.7	5	2	5.2	115
<sup>t</sup> PLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1.5	4.7	ns
<sup>t</sup> PHL	CERAB OF CERBA	BUIA	1.5	3.2	4.4	1.5	4.6	115
<sup>t</sup> PZH		B or A	2	4	5	2	5.5	ns
<sup>t</sup> PZL	OEAB or OEBA	BUIA	2	4.2	5.6	2	5.8	115
<sup>t</sup> PHZ	OEAB or OEBA	B or A	2	4.5	5.4	2	6.2	ns
tPLZ	OEAB OF OEBA	BUIA	1.5	3.4	4.7	1.5	5.4	115



#### SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS210C - JUNE 1992 - REVISED JANUARY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $20 = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74ABT16601DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601	Samples
SN74ABT16601DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601	Samples
SN74ABT16601DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

### PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

Pin1

Quadrant

Q1

Q1

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TSSOP

SSOP

TAPE AND REEL INFORMATION

SN74ABT16601DGGR

SN74ABT16601DLR

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

15.6

18.67

8.6

11.35

K0

(mm)

1.8

3.1

**P1** 

(mm)

12.0

16.0

w

(mm)

24.0

32.0

*All dimensions are nominal							
Device	0	Package Drawing		Reel Diameter (mm)	Reel Width W1 (mm)	()	B0 (mm)

56

56

2000

1000

330.0

330.0

24.4

32.4

DGG

DL

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16601DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ABT16601DLR	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

# **DGG0056A**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated