SCAS442D - FEBRUARY 1994 - REVISED SEPTEMBER 2000

- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V<sub>CC</sub>
- LVTTL-Compatible Inputs and Outputs
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Distributes One Clock Input to Ten Outputs
- Outputs Have Internal Series Damping Resistor to Reduce Transmission Line Effects
- Distributed V<sub>CC</sub> and Ground Pins Reduce Switching Noise
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages
- Available in Q-Temp Automotive
   High Reliability Automotive Applications
   Configuration Control / Print Support
   Qualification to Automotive Standards

	(. •.		٠,	
GND		U 2	4	] GND
Y10	2	2	3	] Y1
V <sub>CC</sub>	3	2	2	] V <sub>CC</sub>
Y9		2	1	Y2
OE	5	2	٥	] GND
Α	6	1	9	] Y3
P0	7	1	8	] Y4
P1	8	1	7	] GND
Y8	9	1	6	Y5
VCC	10	1	5	] V <sub>CC</sub>
Y7	11	1	4	Y6
GND	12	1	3	] GND

DB OR DW PACKAGE (TOP VIEW)

#### description

The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable ( $\overline{OE}$ ) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V V<sub>CC</sub>.

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC2351 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The CDC2351Q is characterized for operation over the full automotive temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### **FUNCTION TABLE**

INP	UTS	OUTPUTS				
Α	OE	In				
L	Н	Z				
Н	Н	Z				
L	L	L				
Н	L	Н				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments.




#### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





SCAS442D - FEBRUARY 1994 - REVISED SEPTEMBER 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state,	
V <sub>O</sub> (see Note 1)	0.5 V to 3.6 V
Current into any output in the low state, IO	24 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>I</sub> < 0)	–50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		3	3.6	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0	5.5	V	
ІОН	High-level output current		-12	mA	
l <sub>OL</sub>	Low-level output current			12	mA
f <sub>clock</sub>	Input clock frequency				MHz
T. Operating free air temperature		CDC2351	0	70	°C
TA	Operating free-air temperature	CDC2351Q	-40	125	30

NOTE 3: Unused pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VIK	$V_{CC} = 3 V$ ,	$I_{I} = -18 \text{ mA}$				-1.2	V
VOH	$V_{CC} = 3 V$ ,	I <sub>OH</sub> = – 12 mA		2			V
VOL	$V_{CC} = 3 V$ ,	I <sub>OL</sub> = 12 mA	OL = 12 mA				
lį	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1	μΑ	
I <sub>O</sub> ‡	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 2.5 V	-7		-70	mA	
loz	V <sub>CC</sub> = 3.6 V,	V <sub>CC</sub> = 3 V or 0			±10	μΑ	
			Outputs high			0.3	
ICC	$V_{CC} = 3.6 \text{ V},$	$I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs low			15	mA
			Outputs disabled			0.3	
Ci	$V_I = V_{CC}$ or GND,	V <sub>CC</sub> = 3.3 V,	f = 10 MHz		4		pF
Co	$V_O = V_{CC}$ or GND,	V <sub>CC</sub> = 3.3 V,	f = 10 MHz		6		pF

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SCAS442D - FEBRUARY 1994 - REVISED SEPTEMBER 2000

## switching characteristics, $C_L = 50 \text{ pF}$ (see Figures 1 and 2)

			С	DC2351		CDC2	351Q	CDC	2351	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub>	C = 3.3 \ \ = 25°C	V,	V <sub>CC</sub> = 3 V T <sub>A</sub> = -40°C		V <sub>CC</sub> = 3 V T <sub>A</sub> = 0°C	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	Y	3.8	4.3	4.8	1.1	11			ne
<sup>t</sup> PHL	A	ī	3.6	4.1	4.6	1	9.7			ns
<sup>t</sup> PZH	ŌĒ	Y	2.4	4.9	6.0	1	12	1.8	6.9	ns
<sup>t</sup> PZL	OE	'	2.4	4.3	6.0	1	11.1	1.8	6.9	113
<sup>t</sup> PHZ	ŌĒ	Y	2.2	4.4	6.3	1	11.1	2.1	7.1	ns
<sup>t</sup> PLZ	OE	'	2.2	4.6	6.3	1	11.5	2.1	7.3	115
<sup>t</sup> sk(o)	Α	Υ		0.3	0.5		2.5		0.5	ns
<sup>t</sup> sk(p)	А	Υ		0.2	8.0		3		0.8	ns
<sup>t</sup> sk(pr)	А	Y			1				1	ns
t <sub>r</sub>	А	Υ					2.5		2.5	ns
t <sub>f</sub>	А	Υ					2.5		2.5	ns

# switching characteristics temperature and $V_{\hbox{CC}}$ coefficients over recommended operating free-air temperature and $V_{\hbox{CC}}$ range (see Note 4)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
∝tpLH(T)	Average temperature coefficient of low to high propagation delay	А	Υ	85†	ps/10°C
∝tpHL(T)	Average temperature coefficient of high to low propagation delay	А	Υ	50†	ps/10°C
∝tPLH(VCC)	Average V <sub>CC</sub> coefficient of low to high propagation delay	А	Υ	-145‡	ps/ 100 mV
∝tPHL(VCC)	Average V <sub>CC</sub> coefficient of high to low propagation delay	А	Υ	-100‡	ps/ 100 mV

† ∝tpLH(T) and ∝tpHL(T) are virtually independent of V<sub>CC</sub>.
‡ ∝tpLH(V<sub>CC</sub>) and ∝tpHL(V<sub>CC</sub>) are virtually independent of temperature.

NOTE 4: This data was extracted from characterization material and are not tested at the factory.



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew,  $t_{sk(0)}$ , is calculated as the greater of:

   The difference between the fastest and slowest of  $t_{PLHn}$  (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
  - The difference between the fastest and slowest of tpHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
  - B. Pulse skew,  $t_{Sk(p)}$ , is calculated as the greater of  $|t_{PLHn} t_{PHLn}|$  (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10).

  - C. Process skew, t<sub>Sk(pr)</sub>, is calculated as the greater of:

     The difference between the fastest and slowest of t<sub>PLHn</sub> (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions
    - The difference between the fastest and slowest of tpHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of  $t_{sk(o)}$ ,  $t_{sk(p)}$ ,  $t_{sk(pr)}$ 







10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CDC2351DB	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CK2351	Samples
CDC2351DBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CK2351	Samples
CDC2351DBRG4	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CK2351	Samples
CDC2351DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC2351	Samples
CDC2351DWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC2351	Samples
CDC2351DWRG4	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDC2351	Samples
CDC2351QDB	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CK2351Q	Samples
CDC2351QDBG4	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CK2351Q	Samples
CDC2351QDBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CK2351Q	Samples
CDC2351QDBRG4	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CK2351Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.





10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CDC2351, CDC2351-Q1:

Catalog: CDC2351

Automotive: CDC2351-Q1

Enhanced Product: CDC2351-EP, CDC2351-EP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC2351DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
CDC2351DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CDC2351QDBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
CDC2351QDBRG4	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1



www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

7 till dillitorioriorio di o riorimilar								
Device	Package Type Package Drawing		Pins SPQ L		Length (mm)	Width (mm)	Height (mm)	
CDC2351DBR	SSOP	DB	24	2000	356.0	356.0	35.0	
CDC2351DWR	SOIC	DW	24	2000	350.0	350.0	43.0	
CDC2351QDBR	SSOP	DB	24	2000	356.0	356.0	35.0	
CDC2351QDBRG4	SSOP	DB	24	2000	356.0	356.0	35.0	

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CDC2351DB	DB	SSOP	24	60	530	10.5	4000	4.1
CDC2351DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
CDC2351QDB	DB	SSOP	24	60	530	10.5	4000	4.1
CDC2351QDBG4	DB	SSOP	24	60	530	10.5	4000	4.1

DW (R-PDSO-G24)

#### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated