

PCN Number: MC072817 Chgnot.doc rev 13 1/14

Product/Process Change Notification (PCN)

Customer: Digi-Key

Date: 7/28/2017

Customer Part # and/or Lot# affected: A2550KLPTR-T

Originator:	Mark	Caggiano

Phone: 508-854-5603

Duration of Change:	Permanent X Temporary (explain)
Summary description of change : Part Change:	Process Change: X Other:


- Allegro currently manufactures the A2550KLPTR-T at wafer fab, Polar Semiconductor LLC. (PSL), Bloomington, MN, USA utilizing 6" ABCD4 technology. The 6" wafer line is closing by March 31, 2018. Allegro will be changing wafer fab manufacturing to the 8" ABCD4 technology wafer line at Polar Semiconductor LLC (PSL), Bloomington, MN, USA.
- 2. Allegro will permanently close its wafer probe operations in Worcester, Massachusetts, USA by March 31, 2018. Wafer probe operations will be moved to Allegro MicroSystems Philippines, Inc. (AMPI) located in Manila, Philippines for the part number listed in this PCN.
- 3. The above listed device will have an additional final test location: Allegro MicroSystems (Thailand) Co., Ltd. (AMTC).

What is the part or process changing from (provide details)?

- 1. Allegro currently manufactures the A2550KLPTR-T at wafer fab, Polar Semiconductor LLC. (PSL), Bloomington, MN, USA using 6" ABCD4 technology.
- 2. Currently the device listed are probed in Allegro's Worcester facility.
- 3. In addition to the current Allegro MicroSystems Philippines, Inc. (AMPI) test facility location, located in Manila, Philippines, a second test facility referred to as Allegro MicroSystems (Thailand) Co., Ltd. (AMTC) located in Saraburi, Thailand will be added as a primary site.

What is the part or process changing to (describe the anticipated impact of this change on form, fit and/or function)?

- 1. Allegro will be changing wafer fab manufacturing to the 8" ABCD4 technology wafer line at Polar Semiconductor LLC (PSL), Bloomington, MN, USA.
- 2. Probe location for the listed device will be moved to AMPI. Allegro is utilizing the same probe equipment, test programs and test methodologies in its Philippine facility as is currently being performed in its US facility. Relocation of probe operations reduces movement of wafers



between factories shortening overall cycle time and minimizing wafer handling. All expansions of probe capability and capacity will now occur at AMPI to support Allegro's future business growth.

3. Allegro will be expanding its manufacturing capabilities with the addition of a new, whollyowned integrated circuit test facility located in Saraburi, Thailand. The same make and model test equipment will be utilized and test site transfer buy off data will be on file for each device before production begins.

Note: Validation of equivalence within a specific application is at the discretion of the Customer




Reliability Qualification Results

Device: 2551 Assy Lot #: 1645269UAAA Number of Leads: 16 Fab Location: PSL Package: LP (TSSOP) Assembly Location: Unisem Lead Finish: 100% SN Tracking Number: 3765

Reason for Qualification: 2551 - Relay Driver with 5 V Regulator for AutomotiveApplications

			Reliability Qu	alification Results		
2551, STR#3765			Requirements			
Stress Test	Abv.	Test #	Test Method	Test Conditions	s.s.	Results
Preconditioning	PC	A1	JESD22-A113/ J-STD-020	85°C/60% RH, 168 hrs, Peak Reflow=260°C; MSL2, (HAST, AC, 23 TC)		0 Rejects
HAST	HAST	A2	JESD22-A110	130°C, 2 ATM, 85% RH, 0, 96 hrs		0 Rejects
Autoclave	AC	A3	JESD22-A102	Ta=121°C, 100% RH, 15 psig, 0, 96 hrs		0 Rejects
Temperature Cycle	тс	A4	JESD22-A104	Ta = -65°C to +175°C, 0, 500, 1000 Cycles		0 Rejects
High Temperature Storage Life	HTSL	A6	JESD22-A103	Ta = 175°C, 0, 1000 hrs		0 Rejects
High Temperature Operating Life	HTOL	B1	JESD22-A108	Ta = 125°C, 0, 1000 hrs		0 Rejects
Early Life Failure Rate	ELFR	B2	AEC-Q100-008 / JESD22-A108	Ta = 125°C, 0, 48 hrs		0 Rejects
Wire Bond Pull	WBP	C2	800021			0 Rejects; Ppk>1.67
Electrostatic Discharge Human Body Model	нвм	E2	AEC-Q100-002			Classification 1C, HBM = 1.5kV
Electrostatic Discharge Charged Device Model	CDM	E3	AEC-Q100-011	Test Conditions, Sampling Size are defined classification = in the Test Method > 1kV		Classification = C6, > 1kV
Latch-Up	LU	E4	AEC Q100-004	Test Conditions, Sampling Size are defined in the Test Method Class II,		Class II, Level A
Electrical Distributions	ED	E5	AEC Q100-009	Tri-Temp Electrical Distributions 30 pcs		0 Rejects; Cpk>1.67

This device qualification is considered to be passing all environmental stress evaluations per the *Allegro MicroSystems, LLC* 900019 specification and AEC-Q100.



PCN Number: MC072817 Chgnot.doc rev 13 1/14

Is a PPAP update required?	Yes No X
Is reliability testing required? (If Yes, refer to attached plan)	Yes X No (explain)

Expected completion date for internal qualification: Complete

Expected PPAP availability date: Available Upon Request

Target implementation date: June 2018

Estimated date of first shipment: June 2018

Expected sample availability date: Available Upon Request

Customer Approval Required		Date Required:
	х	Notification Only

Please note: It is our intention to inform our customer of changes as early as possible. Under Allegro's procedure for product/process change notification, Allegro strives, based on its technical judgment, to provide notification of significant changes that may affect form, fit or function. However, as Allegro cannot ensure evaluation of product/process changes for each and every application; the customer retains responsibility to validate the impact of a change on its application suitability. If samples are needed for validation of a change, requests may be made via the contact information provided herein. Please contact your Account Manager or local Sales contact for any questions. We would kindly request your consideration so we can meet our target date for implementation. Unless both parties agree to extend the implementation date, this change will be implemented as scheduled.

Customer comments/Conditions of Acceptance:

Approved by	Z: Date:	Title:
cc: Allegro	Sales/Marketing/Quality	